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1. Introduction
The Large Hadron Collider (LHC) at CERN is a proton-proton collider designed to reach
an unprecedented high center-of-mass energy (
√
s = 14 TeV) and luminosity (1034 cm−2s−1). It
operates smoothly since spring 2010 at a center-of-mass energy of 7 TeV and a luminosity which
has constantly increased up to around half the design value, and is expected to attain the nominal
performance in the years following the shutdown planned for 2013 and 2014. ATLAS (A Toroidal
LHC ApparatuS) is a general purpose detector built around one LHC interaction point in order to
reconstruct the products of the highly energetic pp collisions [1]. Its primary goals are to probe
the Standard Model predictions at high energy, to discover the Higgs boson and to search for
beyond-Standard Model evidences, like supersymmetric particles or other exotic processes. The
Inner Detector (ID) is the ATLAS subdetector closest to the interaction point. It is made of three
nested subsystems immersed in a 2 T axial magnetic field: a silicon pixel detector [2] at small radial
distance r from the beam axis (50.5<r<150 mm), double layers of single-sided silicon microstrip
detectors (299<r<560 mm), and a straw tracker with transition radiation detection capabilities
(563<r<1066 mm). The ID allows an accurate reconstruction of tracks from the primary pp
collision region and from secondary vertices due to photon conversions or heavy flavor decays.
To extend the physics reach of the LHC [3], a two-step upgrade of the accelerator is planned
which will increase the peak luminosity by a factor 5 to 10 towards the end of this decade. The
first step (phase I, around 2017) will require relatively small upgrades (linac, collimation) and
will bring the LHC luminosity to 2−3×1034 cm−2s−1. The second step (phase II, around 2021)
will require a major effort (new final focusing design) and will raise the luminosity further up to
5×1034 cm−2s−1 (including luminosity leveling).
The ATLAS pixel detector is composed of 250 µm thick n-in-n DOFZ-Si pixel sensors with
cell sizes of 50×400 µm2, readout by the DC-coupled (bump-bonded) FEI3 chips [4]. It has been
designed to withstand a fluence of 1015 neq/cm2, which will be exceeded in the inner layer before
the end of phase I. For this reason, a fourth pixel layer (IBL [5]) at r = 3.7 cm will be inserted
during the 2013-2014 shutdown and is designed to withstand a total fluence of 2× 1015 neq/cm2
(5× 1015 neq/cm2 including safety factors). The whole pixel detector will be replaced before
the start of phase II, in order to cope with the increased occupancy (between 100 and 200 pile-
up collisions, an order of magnitude higher than at the nominal LHC luminosity) and radiation
damage, with the innermost layer being exposed to a total fluence of 2×1016 neq/cm2 (Fig. 1).
2. The ATLAS Upgrade PPS Collaboration
The LHC upgrade poses several challenges to the ATLAS pixel detector:
• radiation damage: the much higher fluences imply increased leakage currents, a higher bias
voltage needed to (at least partially) deplete the devices, and larger charge trapping (lower
charge collection efficiency). S/N will decrease.
• data rate: the higher interaction rate requires smaller pixels to keep occupancy under control.
Pixels of size 50× 250 µm2 are being produced for the IBL, even smaller pitches may be
used for the inner layers for the phase II upgrade. For the same reason, the replacement of
2
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Figure 1: Left: pile-up events at a luminosity of 1×1035 cm−2s−1. Right: fluences in neq/cm2 expected for
a phase II integrated luminosity of 3000 fb−1. A safety factor of 2 is applied.
the innermost short strip layer(s) by pixel layer(s) might be desirable, however, a significant
cost reduction of pixel sensors is necessary to compete with strip sensor costs.
• tight geometrical constraints: with the addition of a fourth pixel layer closer to the beampipe,
the limited space between the first layers will not allow the "shingling" of the detector mod-
ules along the beam direction. In addition, flat staves ease cooling and production. To
minimize the geometric efficiency losses the edges of the modules have to be active or at
least slimmer (< 450 µm) than the current ones. The inactive edge of the present modules is
1.1 mm, hosting 16 guard rings (total width≈ 600 µm) to manage the potential drop between
the cutting edge of the sample and the pixel electrodes, and an additional safety margin of
500 µm to insulate the guard ring area from damages of the lateral surface due to the dicing.
To investigate the suitability of pixel sensors using the proven planar technology, already exploited
successfully in ATLAS and other high-energy-physics (HEP) experiments at colliders, for the up-
graded tracker, the ATLAS Planar Pixel Sensor R&D Project was established [6]. It is formed by
more than 80 scientists from 17 European, US and Japanese institutes. Main areas of research are
the performance of planar pixel sensors at phase I and II fluences, the exploration of possibilities
for cost reduction to enable the instrumentation of large areas, the achievement of slim or active
edges to provide low geometric inefficiencies without the need for shingling of modules and the
investigation of the operation of highly irradiated sensors at low thresholds to increase the effi-
ciency. Several test prototypes have been produced at various foundries (CiS, Micron, Hamamatsu,
MPI-HLL) in collaboration with RD50 [7] and characterized by probe station (IV/CV curves), with
radioactive sources, and in testbeams with pions at CERN and electrons at DESY (hit efficiency,
charge collection), before and after irradiations. Both neutron irradiation (with the Triga reactor
in Ljubljana) and proton irradiation (using a 23 MeV/c beam in Karlsruhe and the 24 GeV/c beam
of the CERN PS) have been performed. The optimization of some of the sensor parameters, for
instance the geometrical guard ring (GR) configuration (number of GRs, widths, distances), has
been supported by the use of TCAD electrical simulation tools [8, 9]. In the following sections we
summarize the most recent results of these ongoing R&D studies.
3
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3. Radiation hardness of n-type and p-type pixel sensors
Only electron-collecting sensors designs (n-in-p and n-in-n) have been considered in the PPS
R&D, for two radiation damage related reasons: the hole trapping time is unacceptably short at
large fluences, and p-in-n (after type inversion) and p-in-p sensors cannot be operated efficiently at
partial depletion because of the undepleted volume near the electrodes.
The radiation hardness of n-in-n prototypes has been tested after neutron irradiations up to
fluences of 2× 1016 neq/cm2. Operating temperatures of −30 C have been chosen to reduce the
leakage current and therefore shot noise. Testbeam data on devices connected to readout chips
tuned for thresholds of 1500 e show that about half (10 ke) of the charge deposited by a MIP in 250
µm of Si can be collected with a bias voltage of 1 kV, which is the maximum allowed for the IBL at
the end of the LHC phase I, after 5×1015 neq/cm2 (Fig. 2, left). This translates into a signal-over-
treshold ratio S/T > 6 and a signal-to-noise ratio S/N > 45. Similar studies show that some charge
(around 5.5 ke) can be collected even at 2×1016 neq/cm2 by increasing the bias voltage to 1.5 kV
(Fig. 2, right). Preliminary measurements of the hit efficiency in 250 µm thick, 50×250 µm2 n-in-
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Figure 2: Charge collection vs bias voltage for n-in-n pixel and strip sensors at fluences of 5×1015 neq/cm2
(left) and 2×1016 neq/cm2 (right). Strip sensor data are from [10].
n irradiated sensors performed in the June 2011 testbeam at the CERN SPS [11] (Fig. 3) show that
already at Vbias = 600 V an efficiency greater than 97% can be achieved after neutron irradiation to
4×1015 neq/cm2.
In recent years the interest for p-bulk devices as possible sensors for HEP experiments has
rapidly increased as high-resistivity p-type wafers have become available and since they do not
undergo type inversion after heavy irradiation. Moreover, since guard rings are located on the same
side as the pixel electrodes, the layout of these sensors requires a single sided production process
with less steps than for n-in-n sensors, and possible cost reduction. A potential issue is that since the
GRs are on the same side as the pixels, which are connected to the front end electronic chip which
is at ground, the full bias voltage is right at the edge of the sensor and only a few µm away from
the chip. The high bias voltages needed to deplete the sensors may thus generate sparks that would
destroy the chip. With an additional passivation layer (≈ 3 µm) of a highly insulating material
like benzocyclobutene or parylene on top of the sensors this effect has not been observed for bias
voltages up to 1 kV. Recently 285 µm thick n-in-p sensors were produced at CiS and bump-bonded
to FEI3 chips at IZM-Berlin. Prior to irradiation they exhibited breakdown voltage much higher
than the full depletion voltage (60 V), leakage currents around 500 nA/cm2 (unaffected by bump-
bonding), narrow threshold tuning with a mean of 3200 e and dispersion 22 e and 100% charge
4
Recent results of the ATLAS Upgrade Planar Pixel Sensors R&D Project Giovanni Marchiori
Philippe Grenier                                        IBL Sensor Review – 4/5 July 2011 
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Figure 3: Hit efficiency as a function of the hit position in 250 µm thick, n-in-n sensors with 50×250 µm2
pixel cells, irradiated with neutrons at an equivalent fluence of 4× 1015 neq/cm2. The dashed rectangle
(125 < x < 375 µm, 25 < y < 75 µm) corresponds to one full pixel cell, while only half pixels are shown
for neighbouring pixels. The low-efficiency vertical region near x = 125 µm corresponds to the bias line
between two pixel columns.
collection efficiency at full depletion. S/N (≈ 19) and hit efficiency (>99%, measured in testbeams)
were similar to that of n-in-n pixels (and of n-in-p sensors produced by HPK and Micron). These
devices have been subsequently tested after irradiation with either protons or neutrons. After a
fluence of about 5× 1015 neq/cm2, the breakdown voltage is greater than 750 V and the leakage
current lower than 200 µA at −10 C (Fig. 4, left). A significant fraction (>30%) of the charge
generated by a MIP is collected at a high bias voltage (>600 V) and yields a detectable signal
above threshold (Fig. 4, right). The charge collection efficiency is similar to that of n-in-n devices
exposed to similar hadron fluences.
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Figure 4: IV curves (left) and collected charge vs Vbias (right) at various fluences for n-in-p pixel sensors
irradiated with neutrons. The horizontal red line corresponds to the threshold set in the front-end chip
discriminator.
4. Sensor thinning
Recent strip-sensor data show that thinner sensors yield more charge than thicker ones after
5
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fluences of 5× 1015 neq/cm2 for bias voltages of 1 kV or higher, because of the higher electric
field and possibly also due to charge multiplication inside the bulk [10]. Thinner sensors for HEP
experiments have the additional advantage of the lower material budget, which improves momen-
tum resolution and reduces energy loss in front of downstream detectors. Recently CiS has started
to produce for the PPS R&D n-in-n sensors with thicknesses between 150 and 250 µm, in steps
of 25 µm. Part of the 250 µm sensors have been delivered, with good wafer yield (90%) and
sensor-on-wafer yield close to 100%. At Vbias = 1 kV they collect more charge than 300 µm thick
strips (Fig. 5). Similar studies will be performed on the thinner sensors as soon as they become
available. Also n-in-p sensors with thicknesses of 150 and 200 microns are being produced by the
same vendor and will be tested in the near future.
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Figure 5: Collected charge vs Vbias for n-in-n sensors of different thicknesses exposed to a neutron fluence of
5×1015 neq/cm2. The horizontal red line corresponds to the threshold set in the front-end chip discriminator.
5. Reducing the inactive area with slim-edge or active-edge devices
To avoid that the depletion region spreading from the active area reaches the damaged lateral
surface, an undepleted region is usually present at the sensor’s edge. This inactive area reduces
charge collection near the edge. To increase the active area we are exploring two techniques.
Edges can be made "slim" by reducing both the width of the guard ring area, optimizing the
number and spacing of the GRs, and the safety margin, exploiting dicing techniques that create less
surface damage. Based on simulations and on several dicing trials showing a good yield, a reduced
number of 13 guard rings with a safety margin of 100 µm was proposed for the IBL sensors. A
further gain for n-in-n pixels can be obtained by extending the pixel implants, which are located
on the side opposite to the GRs, to partially overlap the guard rings (Fig. 6, left). In the overlap
region the bulk is (at least partially) depleted and sufficient charge is collected, with a reduction of
the inactive area to less than 1.5%. This has been investigated with n-in-n slim-edge sensors in a
recent testbeam at CERN. Preliminary results show a high efficiency (close to 100%) up to about
250 µm from the cutline for non-irradiated devices as well as for devices irradiated with neutrons
up to 4× 1015 neq/cm2 and biased at 1 kV (Fig. 6, right) [12]. Given the good performance and
6
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yields achieved, the slim-edge design has been chosen as the IBL candidate technology for the
planar pixels and is currently being produced.
Figure 6: Slim-edge sensors. Left: slim-edge design. The pixels (horizontal blue rectangles) close to the
edge are longer (500 µm) and partially overlap the guard ring region (vertical narrow grey rectangles) on the
opposite side. Right: hit efficiency map of slim-edge sensors irradiated with neutrons at 4× 1015 neq/cm2
and biased at 1000 V. Data was taken with an incidence angle of 15◦. The sensor extends in the region
125 < x< 625 µm. Bias dots are close to x= 125 µm. The guard ring region is located at x> 380 µm.
A second technique for the reduction of the inactive area is the active-edge concept. Within
the PPS R&D two technologies are being investigated. The former, proposed in [13] and avail-
able at several foundries collaborating with the PPS group (CNM, FBK, VTT), uses Deep Reactive
Ion Etching (DRIE) to obtain deep trenches around the detectors, thus eliminating the need of the
cutting procedure. These trenches are heavily doped so as to behave like ohmic contacts (Fig. 7,
left). The fabrication process requires a support wafer and presents technological challenges in the
excavation of deep (200-230 µm) trenches with aspect-ratio around 1:20 and in filling the trenches
with polysilicon with good planar surface, as needed for proper deposition of the photoresist for the
later production stages. Preliminary measurements on test diodes produced at FBK with this tech-
nique show reasonably low leakage currents and breakdown voltages higher than the full depletion
value. [14]. A production of planar pixel sensors with this technique is currently being planned.
The second edgeless technology is based on laser scribing and cleaving, which result in signifi-
cantly less surface damage [15] thus eliminating the need for a safety margin, and on passivation
of the lateral surface with either silicon oxide or nitride (for n-type bulk sensors) or atomic layer
deposition (ALD) of aluminum oxide (for p-type bulk). This creates an interface charge (positive
for silicon oxide and negative for aluminum oxide) on the lateral surface that is able, if its density
is sufficiently high (around 1012 cm−2), to guarantee that the potential drop at the edge is negligible
even without guard rings. Using the U.S. Naval Research Laboratory facilities for laser scribing
and ALD, diodes without guard rings and a distance of only 14 µm between the active area and the
cutting edge were produced (Fig. 7, right). These diodes show no evidence of breakdown up to 1
kV and a charge collection efficiency close to 100% even near the edge. In the future several tests
are planned, in particular to assess the radiation hardness of these technologies.
6. Other activities
The phase II ATLAS Inner Detector may exploit an additional pixel layer at larger radius in
7
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• No guard ring left. 
• Slim edge (14 m distance to active area).
• Leakage current 0.1 nA (see next slide).
• Pure cleaving of sample (no laser damage).
• Alumina sidewall passivation (thermal Al2O3 ALD at 300 °C).
• Done on finished die.
Device Without Guard Ring
14 m
Device IV (HPK)
Optical micrographs, top-views
Zoom
diode edge
cleaved edge
Figure 7: Edgeless sensor technologies. Left: active edge design. A p-doped implan (gre n) is deposited
on the lateral surface of the module (in addition to the p HV implant on the back side). Right: a diode after
laser dicing of one lateral surface. All guard rings have been re oved.
order to improve tracking performances; som f t e st ip layers may also be replaced by pixels
to reduce the occupancy. The planar technology could be exploited since the expected fluences at
those radii will not exceed a few 1015 neq/cm2. Because the instrumented area will be much larger
than in the current pixel detector, cost efficiency becomes a major concern. On the sensor side,
possible cost-saving measures include using 6" instead of 4" wafers and n-in-p instead of n-in-n
sensors. However, most of the cost of the ATLAS pixel detector was due to the bump bonding of the
front-end electronic chips to the sensors. For this reason, an alternative technique based on Solid-
Liquid InterDiffusion (SLID [16]) has started to being investigated recently, in collaboration with
Fraunhofer Institute (IZM Munich). A (pixelated) thin (5 µm) layer of copper (Cu) is deposited
through mask electroplating on both the sensors and the chip. In addition, a 3 µm layer of tin (Sn) is
overlaid on top of the Cu on the sensor. The sensors and the chip surfaces are brought into contact in
a controlled environment where a temperature around 300 C and a pressure around 5 bar is reached.
At such temperatures the tin melts and an eutectic alloy (CuxSny) contact is formed. The alloy has
a melting temperature greater than 600 C and therefore does not liquify during the process. This
technique should be cheaper than standard bump-bonding as it requires less processing steps. It
should also be exploitable with small pitches and stacking. First results with thin (75 µm) n-in-
p pixels connected to FEI3 chips showed promising results, with threshold dispersion, noise and
charge collection efficiency comparable to those of bump-bonded sensors. Sporadic problems with
chip misalignment and a few disconnected channels are under investigation.
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Figure 8: Left: SLID bonding tests performed using a dummy sensor and a FEI3 chip. Right: charge
collected from a MIP source with a 75 µm thick n-in-p sensor connected to a FEI3 chip using SLID.
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7. Conclusion
Extensive R&D by the PPS group has demonstrated that the proven planar technology of
the ATLAS pixel detector is well suited even at the fluence (5× 1015 neq/cm2) predicted for the
innermost layer in the phase I upgrade. The planar pixel sensors have been shown to operate and
collect some charge even at phase II fluences (2× 1016 neq/cm2). Encouraging results have been
obtained also in terms of reduction of costs and of the inactive regions at the edge. Further activities
are planned in the future in order to evaluate the performances of thinner detectors and to establish
the radiation hardness up to 2×1016 neq/cm2 of the various technologies under consideration.
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